



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/742,989	12/20/2000	Jeffrey Somers	SRT-009 (5049/15)	7378

21323 7590 11/29/2004

TESTA, HURWITZ & THIBEAULT, LLP
HIGH STREET TOWER
125 HIGH STREET
BOSTON, MA 02110

EXAMINER

PATEL, NIKETA I

ART UNIT PAPER NUMBER

2182

DATE MAILED: 11/29/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/742,989

Applicant(s)

SOMERS ET AL.

Examiner

Niketa I. Patel

Art Unit

2182

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 20 August 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-23 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 20-23 is/are allowed.
- 6) ☒ Claim(s) 1-19 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 07 May 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 8/20/2004 NP
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Information Disclosure Statement

1. The information disclosure statement filed 8/20/2004 fails to comply with the provisions of 37 CFR 1.97, 1.98 and MPEP § 609 because English language translation has not been provided for Document Number: 2 508 200. It has been placed in the application file, but the information referred to therein has not been considered as to the merits. Applicant is advised that the date of any re-submission of any item of information contained in this information disclosure statement or the submission of any missing element(s) will be the date of submission for purposes of determining compliance with the requirements based on the time of filing the statement, including all certification requirements for statements under 37 CFR 1.97(e). See MPEP § 609 ¶ C(1).

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the

Art Unit: 2182

art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

3. Claims 1-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Barry et al. U.S. Patent Number: 6,457,073 (hereinafter referred to as "*Barry*") and further in view of Schwan et al. U.S. Patent Number: 6,052,743 (hereinafter referred to as "*Schwan*".)

4. **Referring to claim 1**, *Barry* teaches a method for transferring portions of a memory block comprising the steps of: (a) configuring a first data mover with a first start address corresponding to a first portion of a source memory block (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; figure 3 - elements 303, 302); (b) configuring a second data mover with a second start address corresponding to a second portion of the source memory block sized differently from the first portion (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; figure 3 - elements 303, 302); (c) transferring, by the first data mover, the first portion of the source memory block at a first data rate (see column 6 - lines 10-67; column 7 - lines 1-31; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-9); and (d) transferring, by the second data mover, the second portion of the source memory block at a second data rate (see column 6

Art Unit: 2182

- lines 10-67; column 7 - lines 1-31; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-9.) *Barry* does not teach the limitation of verifying that the first portion and the second portion of the source memory block are available for transfer and after verification transferring the source memory blocks. *Schwan* teaches to verify that the data is available to transfer and after verification transferring the data [see column 14, lines 48-53.]

One of ordinary skill in the art at the time of applicant's invention would have clearly recognized that it is quite advantageous for the method of *Barry* to be able to verify, before the transfer takes place, that there is data to be transferred in order to determine if data is available to transfer. It is for this reason that one of ordinary skill in the art would have been motivated to use method to verify that there is data to be transferred in order to determine if the data is available for transfer.

5. **Referring to claim 2**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to configure the first data mover with a first chunk end address corresponding to the first portion of the source memory block (see column 10 - lines 16-67.)

Art Unit: 2182

6. **Referring to claim 3**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to generate the first chunk end address (see column 10 - lines 16-67.)

7. **Referring to claim 4**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to configure the first data mover with a first write address corresponding to a first portion of a first target memory block (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

8. **Referring to claim 5**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to transfer of the first portion of the source memory block further comprises stopping when the first start address is equivalent to the first chunk end address (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

9. **Referring to claim 6**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to transfer of the first portion of the source memory block further comprises stopping when the first start address is equivalent to a predefined end address (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

10. **Referring to claim 7**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to configure the second data mover

Art Unit: 2182

with a second chunk end address (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

11. **Referring to claim 8**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to generate the second chunk end address (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

12. **Referring to claim 9**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to configure the second data mover with a second write address corresponding to a second portion of a second target memory block (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

13. **Referring to claim 10**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to transfer of the second portion of the source memory block further comprises stopping when the second start address is equivalent to the second chunk end address (see column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

14. **Referring to claim 11**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to transfer of the second portion of the source memory block further comprises stopping when the second start address is equivalent to a predefined end address

Art Unit: 2182

(see column 2 - lines 14-32; column 5 - lines 1-28, 48-67;
column 6 - lines 1-37; column 10 - lines 16-67.)

15. **Referring to claim 12**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to configure the first data mover as a master data mover and the second data mover as a slave data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

16. **Referring to claim 13**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to communicate, by the master data mover, the first start addresses to the slave data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

17. **Referring to claim 14**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to transfer the first portion of the source memory block to the first write address corresponding to the first portion of the first target memory block (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

18. **Referring to claim 15**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to transfer the second portion of

Art Unit: 2182

the source memory block to the second write address corresponding to the second portion of the second target memory block (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

19. **Referring to claim 16**, teaching of *Barry* as modified by the teachings of *Schwan* comprise *substantially* simultaneously transferring the first portion and the second portion of the source memory block (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67.)

20. **Referring to claim 17**, *Barry* teaches a method for transferring portions of a memory block comprising the steps of: (a) designating a master data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (b) designating a slave data mover in communication with the master data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (c) transmitting a start address to the master data mover, the start address identifying a first memory portion of a source memory block (see

Art Unit: 2182

column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (d) transmitting the start address to the slave data mover to enable the slave data mover to determine a next address, the next address identifying a second memory portion of the source memory block sized differently from the first memory portion (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (e) transmitting a first write address identifying a first memory portion of a target memory block to the master data mover and a second write address identifying a second memory portion sized differently than the first memory portion of the target memory block to the slave data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (f) transferring the first memory portion of the source memory block to the first write address identifying the first memory portion of the target memory block at a first data rate (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 -

Art Unit: 2182

elements 303, 302); and (g) transferring the second memory portion of the source memory block to the second write address identifying the second memory portion of the target memory block at a second data rate (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302.) *Barry* does not teach the limitation of verifying that the first portion and the second portion of the source memory block are available for transfer and after verification transferring the source memory blocks. *Schwan* teaches to verify that the data is available to transfer and after verification transferring the data [see column 14, lines 48-53.]

One of ordinary skill in the art at the time of applicant's invention would have clearly recognized that it is quite advantageous for the method of *Barry* to be able to verify, before the transfer takes place, that there is data to be transferred in order to determine if data is available to transfer. It is for this reason that one of ordinary skill in the art would have been motivated to use method to verify that there is data to be transferred in order to determine if the data is available for transfer.

Art Unit: 2182

21. **Referring to claim 18**, teaching of *Barry* as modified by the teachings of *Schwan* teaches to verify that the master data mover is available; (i) transmitting a first end address associated with the first memory portion of the source memory block to the master data mover and a second end address associated with the second memory portion to the slave data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); and (j)

synchronizing the master data mover with the slave data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302.)

22. **Referring to claim 19**, teaching of *Barry* as modified by the teachings of *Schwan* teaches (h) transmit a first offset address to the master data mover and a second offset address to the master data mover (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (i) obtaining, by the master data mover, a first next address by using the first offset address and the start address (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column

Art Unit: 2182

6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (j) obtaining, by the slave data mover, a second next address by using the second offset address and the start address (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); (k) stopping the transmitting of the first memory portion of the source memory block after the first next address is equivalent to the first end address (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302); and (l) stopping the transmitting of the second memory portion of the source memory block after the second next address is equivalent to the second end address (see column 18 - lines 4-67; column 19 - lines 1-41; column 2 - lines 14-32; column 5 - lines 1-28, 48-67; column 6 - lines 1-37; column 10 - lines 16-67; figure 3 - elements 303, 302.)

Allowable Subject Matter

23. Claims 20-23 are allowed.

Art Unit: 2182

Response to Arguments

24. Applicant's arguments with respect to claims 1-23 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

25. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The following documents have been made record of to further show the state of the art as it pertains to direct memory access controllers:

Hoglund et al. U.S. Patent Number: 6,747,984


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Niketa I. Patel whose telephone number is (571) 272 4156. The examiner can normally be reached on M-F 8:00 A.M. to 5:00 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jeffrey A. Gaffin can be reached on (571) 272 4146. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2182

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

NP
11/22/04


KIM HUYNH
PRIMARY EXAMINER
11/23/04